


Figure 1. The effect of the concentration of the *Agrobacterium* suspension on the transformation efficiency of *Agrobacterium* strains.



Fig. 1






Fig. 3A




Fig. 3C




Fig. 3D




Fig. 4B

ENTITY FXUCHK IS

```

PORT(  S_IN      :  IN std_ulogic;
        Q_IN      :  IN std_ulogic;
        R_IN      :  IN std_ulogic;
        clock      :  IN std_ulogic;
        fails      :  OUT std_ulogic_vector(0 to 1);
        counts     :  OUT std_ulogic_vector(0 to 2);
        harvests   :  OUT std_ulogic_vector(0 to 1);
);

```

4 5 0

4 5 2 { --!! BEGIN
--!! Design Entity: FXU;

4 5 3 { --!! Inputs
--!! S_IN => B.C.S;
--!! Q_IN => A.Q;
--!! R_IN => R;
--!! CLOCK => clock;
--!! End Inputs

4 5 4 { --!! Fail Outputs;
--!! 0 : "Fail message for failure event 0";
--!! 1 : "Fail message for failure event 1";
--!! End Fail Outputs;

4 5 5 { --!! Count Outputs;
--!! 0 : <event0> clock;
--!! 1 : <event1> clock;
--!! 2 : <event2> clock;
--!! End Count Outputs;

4 5 6 { --!! Harvest Outputs;
--!! 0 : "Message for harvest event 0";
--!! 1 : "Message for harvest event 1";
--!! End Harvest Outputs;

4 5 7 { --!! End;

4 5 1

4 4 0

ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

END;

4 5 8

Fig. 4C




Fig. 4D




Fig. 4E




Fig. 5B





Fig. 6A




Fig. 6B




Fig. 7




FIG. 8

(Prior Art)

entity Fsm: Fsm

850




FIG. 8A
(Prior Art)

entity Fsm IS

PORT (

.... ports for entity Fsm

);

ARCHITECTURE Fsm of Fsm IS

BEGIN

.... HDL code for Fsm and rest of the entity ...

Fsm-state(0 to 2) <= ... signal 801

```
853 E --!! Embedded Fsm : exampleFsm;
859 E --!! clock          : (Fsm_clock);
854 E --!! state_vector   : (Fsm-state(0 to 2));
855 E --!! states encoding : (s0, s1, s2, s3, s4);
856 E --!! state_encoding : ('000', '001', '010', '011', '100');
857 E --!! arcs            : (s0 => s0, s0 => s1, s0 => s2,
                           s1 => s2, s1 => s3, s2 => s2,
                           s2 => s3, s3 => s4, s4 => s0);
858 E --!! end Fsm;
```

852

86

END;

FIG. 8B

entity FSM:FSM

850




FIG. 9

TOP:TOP


X:Y \rightarrow 1010a

X:Y




Z:Z \rightarrow 1014a

Z:Z




X:Y \rightarrow 1010b

X:Y




Z:Z \rightarrow 1014b

Z:Z




X:Y \rightarrow 1020

X:Y



Z:Z



\rightarrow 1000

FIG. 10A

10303

10323

10343

10363

<instantiation identifier>, <instrumentation entity name>, <design entity name>, <event name>

FIG 10B




FIG 10C




FIG 10D




```

--!! inputs
--!! event_1108_in <= C.[B2.count.event_1108]; 1165
--!! event_1124_in <= A.B.[B1.count.event_1124]; 1162
--!! end inputs 1164

```

FIG. 11B

```

--!! inputs
--!! event_1108_in <= C.[count.event_1108]; 1171
--!! event_1124_in <= B.[count.event_1124]; 1172
--!! end inputs

```

FIG. 11C

Entity X IS

PORT (
;
);

ARCHITECTURE example OF X IS

BEGIN

...HDL CODE FOR X....

Y:Y
PORT MAP (
);

1221

A <= ...
B <= ...
C <= ...

1222

--!! [count, countname ϕ , clock] <= Y.P; } 1230
--!! Q <= Y.[B].count.count1 AND A; } 1232
--!! [fail, failname ϕ , "fail msg"] <= Q XOR B; } 1234
--!! [harvest, harvestname ϕ , "harvest msg"] <= B AND C; } 1236

1233

END

FIG. 12B




FIG. 13A




FIG 13B

ENTITY OVR IS

PORT(R_IN : IN std_logic_vector(0..4);

-- other ports as required --

R_OV : OUT std_logic_vector(0..4);
RT : OUT std_logic

-- !! BEGIN
-- !! Design Entity: FOO;

-- !! inputs (total)
-- !! R_IN => { R(0..4) }
-- !! other ports as needed

-- !! END INPUTS

-- !! OUTPUTS

-- !! <R-OVERRIDE>: R_OV(0..4) => R(0..4) [RT];
-- !! END OUTPUTS

-- !! END

ARCHITECTURE example of OVR IS

BEGIN

.... HDL code for entity body section

END

FIG. 13C

ENTITY Foo IS

PORT (
...;
);

ARCHITECTURE example of Foo IS

BEGIN


;
;
;
;


R <= ...;

;
;

1380 {
--!! R_IN <= R; 1381
--!!
--!! R_OV(0..4) <= ...; 1382
--!! RT <= ...; 1383
--!! Coverride, R_OVRIDE, R(0..4), RT] <= R_OV(0..4);
--!!
384

FIG. 13D





ENTITY DET IS

```

PORT ( A : IN std_logic;
      B : IN std_logic_vector(0 to 5);
      C : IN std_logic;
      D : IN std_logic;

```

```

      event_x : OUT std_logic_vector(0 to 2);
      x_here : OUT std_logic;

```

```

);

```

```

-- !! BEGIN
-- !! Design Entity : LUT;

```

```

-- !! INPUTS

```

```

-- !! A => A;

```

```

-- !! B => P.Q.B;

```

```

-- !! C => A.C;

```

```

-- !! D => D;

```

```

-- !! END INPUTS

```

```

-- !! DETECTIONS

```

```

-- !! <event_x>: event_x(0 to 2) [x_here];

```

```

-- !! END DETECTIONS

```

```

-- !! END

```

ARCHITECTURE example OF DET IS

```

BEGIN

```

```

    ... HDL code ...

```

```

END;

```

FIG. 142